Belief Propagation Formulation for Stereo
Matching Given the left and right images g r , g l , and the parameters c d , c v , K d , and K v , we describe the energy model for a 2-D Markov random field ͑MRF͒ as follows. 
where D͑d p ͒ denotes the data cost of the label d p ͓0,d max −1͔ at the pixel p in the image P, and V͑d p , d q ͒ denotes the discontinuity cost between the label d p and d q of the neighbor nodes N. The disparity d can be estimated using the BP's messageគupdateគfunction ͑p , q , k , k +1͒ and the decisionគfunction ͑p , K͒ as follows:
where N͑p͒ \ q denotes the neighbors of p other than q, and ␣ denotes the normalization value. At each node p, the message m pq k+1 ͑d q ͒ at k + 1 iteration times is updated synchronously using neighboring message m up k ͑d p ͒ and sent from node p to neighbor node q. After K iterations, the d p at each node is decided by Eq. ͑2͒.
Proposed Architecture of Stereo Matching
Generally, BP can be separated into two methods, mainly according to the update style. The first method updates all the nodes synchronously on the 2-D MRF. 4 The second method updates all the nodes sequentially; first in the inward direction from the leaf to the root and next in the reverse direction. 5, 6 The sequential method needs to update only once at each node and obtains the final results. Therefore, the nodes can be propagated fast with the small number of operations. In Ref. 5, the authors reported that the sequential update based on spanning trees in MRF can achieve fast convergence. We applied the tree structure to each scan line, as shown in Figs. 1͑a͒ and 1͑b͒ . The tree messages are updated using messages from the neighboring scan lines that have been determined in the previous iteration times. For the image with M ϫ N pixels in Fig. 1͑c͒ , N scan lines can be separated into G groups, and the H lines of each group g ͓0,G −1͔ can be processed in parallel with H processors. This observation is shown in our VLSI parallel sequences as follows. A node located in a pixel is denoted by a 2-D vector p = ͓p 0 p 1 ͔ T . For synchronous iteration k from 1 to K, for group g from 0 to G −1͑=N / H −1͒, for each parallel processor h from 0 to H −1, 
As shown in Fig. 2͑a͒ , the H processors calculate the messages in the parallel, receiving the left and right pixel data from the H scan line buffers, and reading and writing with each message buffer. 
Architecture of Processing Element
The PE is the basis logic to calculate the new message at each node as follows.
When V͑t , l͒ = min͑C v ͉t − l͉ , K v ͒, by the recursive backward and forward methods of the distance transform, 4 the time complexity is O͑5D͒ for D disparity levels. Due to our pipeline structure, 2-D clocks are necessary for calculating the message m pq k+1 ͑d p ͒. In the forward initialization,
For clock t from 0 to D − 1 in the forward PE,
In the backward initialization,
For clock t from 0 to D − 1 in the backward PE, Figure 2͑b͒ shows the PE architecture. The data cost PE calculates the data cost D͑t͒ from the left and right image pixels. The forward PE reads m sum ͑t͒, which is the sum of the messages and the data cost; outputs the forward cost m f ͑t͒, which is the minimum value between m sum ͑t͒ and D 1 ͑t −1͒ + C v ; and saves it to the stack. In Eq. ͑3͒, the parameters are calculated for the backward time. In our system, the minimum cost of m sum ͑t͒ is used for the normalized parameter ␣. The backward processor reads the m f ͑D −1−t͒ from the stack, calculates the minimum value D 3 ͑t͒ recursively, outputs the minimum value between D 3 ͑t͒ and the parameter m f ͑−1͒, and then subtracts it by ␣ for the normalization.
Experimental Results
As shown in Fig. 3 , we tested our system using four grayscale images and ground truth data from the Middlebury database. 1 The error rate represents the percentage of disparity error of more than 1 between output d͑x , y͒ and ground truth d TRUE ͑x , y͒,
where P m is the pixel area except for the occlusion part, and N m is the pixel number in this area. As shown in Fig. 4 and Table 1 , our system, iterated a small number of times, shows the results superior to the local method 2, 3 and BP in the Tsukuba image. Based on Fig. 4͑b͒ , our disparity error converges rapidly around 12 iterations.
Given an M ϫ N image, D disparity levels, and T iterations, we need only 2-D forward and backward processing clocks in PE, and 2M inward and outward processing steps at each scan line. G͑=N / H͒ groups are iterated T times by H processors in parallel at F frame rates. From Fig. 5͑b͒ , the total necessary number of clocks to process F frames in one second is 49M clocks ͓=2D͑2M͒͑N / H͒TF = ͑16ϫ 2͒ ϫ ͑256ϫ 2͒ ϫ ͑240/ 24͒ ϫ 12ϫ 25͔. Our system's 65-MHz clock was enough for real-time processing.
As shown in Fig. 2͑a͒ , the overall memory is spent for the scan line buffer and message buffer. For real-time processing, our processors should be allowed to access a pair of images in the scan line buffer, while the buffer loads new images from the cameras continuously. Hence, the size of buffer for four images is allocated on the field programmable gate array ͑FPGA͒, which means 2 Mbits͓=4 ϫ ͑256ϫ 240ϫ 8͔͒. Given C͑=4͒ bits as the size of message at each disparity level and H͑=24͒ processors, the message buffer memory size is as follows:
leftward message: 1.5 kbits= HCD, rightward message: 0.4 Mbits= HCDM, upward and downward message: 8 Mbits =2HCDMG.
In outward processing, the newly calculated leftward message is only used for the next pixel processing. One scan line size of rightward messages in inward time should be stored for outward processing. Since the upward and downward messages are updated synchronously for the entire image, we need to store all the pixel messages in the image. Due to this big memory size, 22 processors access the external memory through an 8 ϫ 22-bit data bus. Two processors use the internal block RAMs on the FPGA. The overall memory resource usage is described in Fig. 5 .
Conclusions
Although BP produces good error performances in the area of image processing, the VLSI architecture has not been fully studied yet. In this context, we propose a parallel VLSI architecture for stereo matching. The test system has only 16 disparity levels, which might not be satisfactory for 3-D recognition tasks. However, for applications, like realtime Z-keying and target-background separation, where low disparity error at the object boundary is important, the proposed chip can be effectively used. 4 Comparison of outputs in Tsukuba: ͑a͒ ground truth, ͑b͒ convergence rate, ͑c͒ our system at 12 iterations, ͑d͒ BP at 12 iterations, ͑e͒ local method, 2 and ͑f͒ local method. Chip specifications: ͑a͒ overall system and ͑b͒ resource usage and output performance.
